Gate Array based ASICs Essay

Published: 2020-02-19 10:21:35
289 words
2 pages
printer Print
essay essay

Category: Array data type

Type of paper: Essay

This essay has been submitted by a student. This is not an example of the work written by our professional essay writers.

Hey! We can write a custom essay for you.

All possible types of assignments. Written by academics

In this design, all logic cells are predesigned (defined in cell library) and some (possibly all) of the mask layers are customized. Semi custom ASIC may be classified as Standard-cell based and Gate-array-based ASICs (Smith, 1997: 6). Standard Cell based ASICs. It uses predesigned logic cells known as standard cells. They are arranged in rows. Some larger predesigned cells known as megacells can be used along with the standard cells (Smith, 1997: 6). (Smith, 1997) (Smith, 1997)

In gate-array-based ASIC, transistors are predefined on the silicon wafer . The Base cell is the smallest element that is replicated. The base array consists of predefined pattern of transistors. They are also known as Masked Gate Array (MGA). In this type only layers which define the interconnect between transistors are defined by the designer using custom masks. Designer chooses from a gate-array library predesigned and precharacterized logic cells (often called macros).

Since only metal interconnections are unique for MGA, we can use prefabricated wafers (with completed transistor layers) (Smith, 1997: 11). Channeled gate array There is space between the rows of transistors for wiring. Here only the interconnect is customized and uses predefined spaces between rows (Smith, 1997: 12). (Smith, 1997) Channelless gate array They are also known as sea-of-gates or SOG arrays. Here, there are no predefined areas set aside for routing between cells.

The contact layer that defines the connections between metal1 and transistors is customized. When transistor area is used for routing, there should not be any contacts to the device underneath (Smith, 1997: 12). (Smith, 1997) Structured gate array or embedded gate array It combines the features of CBIC and MGA. Since MGA has only fixed gate-array base cell, it is difficult to implement memory blocks. Here, some IC area is set aside and dedicated to a specific function like memory (Smith, 1997: 13).

Warning! This essay is not original. Get 100% unique essay within 45 seconds!


We can write your paper just for 11.99$

i want to copy...

This essay has been submitted by a student and contain not unique content

People also read